

sPHENIX MAPS

Electronics

Mike McCumber, Pat McGaughey
Los Alamos National Laboratory



Participants and Expertise

List is still forming:

LANL P-25 (Physics), AOT (EE) Groups

UNM, BNL

Hope to draw on LBNL expertise

Expertise gained from PHENIX FVTX project and others:

- Si pixel sensors and custom ASIC readout

- Analog / digital electronics design and layout

- High speed differential and fiber optic data transmission

- Use of modern FPGAs from Xilinx, Actel

- FPGA programming with Verilog and VHDL

- Custom high density interconnects (FPC)

- Event building and formatting

Disclaimer

We are **not** experts on the MAPS readout and have a lot of learning to do!


Becoming expert will require assistance from ALICE / LBNL members. We are becoming associate (technical) members

LANL LDRD funds will not start until October 1st. Our effort is limited until this 3-year long support arrives


Our general approach is to reuse as much of the Alice stave and readout technology as possible. That reduces both risk and development time to meet sPHENIX schedule

Readout Description

Staves




Passive electrical (copper) links,
up to 1.2 Gb/s (data and control
@ 40 Mb/s)



GBT
optical


One way, passive optical
splitting, no busy back

x 24




MAPS Electronics

ALICE readout path





Plan B: sPHENIX readout path (held only as contingency)



Inner Barrel Stave Readout

Alpide X9



ALICE Readout Unit Logic







Figure 9 –Readout Electronics main functions.

ALICE Readout Units



VME readout card




9/7/2016 one stave

Tracking Cost and Schedule Review

CERN Versatile Link – Bi-directional Fiberoptic

3 Gb/sec up to 150 meters



Readout unit


On-Detector

Custom Electronics & Packaging
Radiation Hard

Off-Detector

Commercial Off-The-Shelf (COTS)
Custom Protocol

Common readout unit
In counting house



Long run from Hall to Rack Room over
custom CERN optical link


ALICE Common Readout Units

PCI express card



(a) PCIe40.

Avago optical engines



(b) PCIe40 Schematic.



Figure 6. Selected candidate board for CRU development.

Each CRU reads out two Readout units,
also sends slow controls, trigger
CRU cards reside in CPU chassis

Data Stream Reformating

Traditional
sPHENIX Frame

sPHENIX MAPS
Common Readout Frame



ALICE Format Data


Transport Headers
and Trailers

Reformat options
FPGA or CPU...



(a) PCIe40.

Au+Au Relative Bandwidth



ALICE ITS IB is physical signal dominated

Event multiplicity reduction: $\text{RHIC} / \text{LHC} = 7000 / 20000 = 0.35$

Collision rate increase: $\text{RHIC} / \text{LHC} = 200 \text{ kHz} / 150 \text{ kHz} = 1.33$

Continuous Stave-to-ROU link is ~50% bandwidth of ALICE ITS IB


Trigger rate reduction: $\text{RHIC} / \text{LHC} = 15 \text{ kHz} / 50 \text{ kHz} = 0.30$

Triggered ROU-to-CRU link is only ~15% bandwidth of ALICE ITS IB

Backups

ALPIDE Pixel Technology

CMOS Pixel Sensor using TowerJazz 0.18μm CMOS Imaging Process





Tower Jazz 0.18 μm CMOS

- feature size 180 nm
- metal layers 6
- gate oxide 3nm

substrate: $N_A \sim 10^{18}$
epitaxial layer: $N_A \sim 10^{13}$
deep p-well: $N_A \sim 10^{16}$

- ▶ High-resistivity ($> 1\text{k}\Omega\text{ cm}$) p-type epitaxial layer (18μm to 30μm) on p-type substrate
- ▶ Small n-well diode (2 μm diameter), ~100 times smaller than pixel => low capacitance
- ▶ Application of (moderate) reverse bias voltage to substrate (contact from the top) can be used to increase depletion zone around NWELL collection diode
- ▶ Deep PWELL shields NWELL of PMOS transistors to allow for full CMOS circuitry within active area

ALPIDE Operation




ultra low-power front-end circuit
40nW / pixel

Front-end acts as delay line

- Sensor and front-end continuously active
- Upon particle hit front-end forms a pulse with $\sim 1-2 \mu s$ peaking time
- Threshold is applied to form binary pulse
- Hit is latched into a (3-bit) memory if strobe is applied during binary pulse

ALPIDE Readout




Architecture

- ▶ In-pixel amplification
- ▶ In-pixel discrimination
- ▶ In-pixel (multi-) hit buffer
- ▶ In-matrix sparsification

Key Features

- ⊙ 28 μm x 28 mm pixel pitch
- ⊙ Continuously active, ultra-low power front-end (40nW/pixel)
- ⊙ No clock propagation to the matrix → ultra-low power matrix readout (2mW whole chip)
- ⊙ Global shutter (<10 μs): triggered acquisition or continuous

Optional Busy Back



Busy sensors record state in data stream for offline use

ALICE considering busy reporting

Local Busy Units (LBU) in RO crate can be programmed to report back busy signals

Likely unnecessary for sPHENIX

Figure 56 – Busy signal routing with local and master busy units highlighted in purple.